www.design-reuse-china.com
搜索,选择,比较,与提供商进行安全高效的联系
Design & Reuse We Chat
D&R中国官方微信公众号,
关注获取最新IP SOC业界资讯

Defacto SoC Compiler performance on AWS Graviton3

Defacto SoC Compiler is a leading tool for System on Chip integration, allowing users to bring together various IP blocks such as CPU cores and interconnect fabrics according to relevant constraints and create the RTL needed to stich all these components together. SoC Compiler is used at Arm to accelerate the generation of top-level Verilog code while reducing the scope for errors.

community.arm.com/, May. 17, 2024 – 

As an important component within key IP design flows, ensuring that SoC Compiler is able to turn around results as quickly as possible is critical to maintaining the productivity of our engineers. With that in mind, we have been reviewing the performance of the tool on the latest Arm Architecture instances available within our compute environment.

Arm performed an analysis to validate the performance of Defacto's SoC Compiler on a spread of machines across our AWS environment.

We first looked at running SoC Compiler on its own. We used the largest instance type available for this test, to make sure that the hardware was not being shared with any other users. Here, we found that the high clock frequency R7iz instance type in AWS was about 20% faster than the Graviton3 powered R7g. However, the R7iz costs over 70% more than the R7g per vCPU hour. The R7g was faster than all the other tested instances, and at least 20% cheaper:

click here to read more...

 Back

业务合作

广告发布

访问我们的广告选项

添加产品

供应商免费录入产品信息

© 2023 Design And Reuse

版权所有

本网站的任何部分未经Design&Reuse许可,
不得复制,重发, 转载或以其他方式使用。